1 - 10 of 11 Chapters
[This chapter deals with CMOS VLSI technology, complex system designs, and design challenges. It introduces the concept of a system on a chip and its differences from VLSI chips. It also covers resources like the skill set required to become a SOC designer and design resources.]
[This chapter has two parts. The first part deals with the introduction to system on chip (SOC) and the constituents of SoC with a few examples. The second part deals with the life cycle development of SoC, starting from SOC design planning, requirements analysis, the design infrastructure,...
[This chapter deals with the major constituents of a typical system on chip (SOC) with their relevance and criteria for choosing the right cores to integrate in SOC and design challenges they pose during SOC design integration.]
[This chapter discusses important SOC design techniques, focusing on logic design, optimization, and HDL modelling of SOC designs. The topics covered in this chapter are the logic fundamentals like synchronous and asynchronous logic, sequential and combinational logic designs, speed matching,...
[This chapter has two parts. Part 1 deals with the synthesis of SOC design. It details the strategies adopted for the synthesis of different constituent designs of SOC. It also deals with the selection of a technology library, design constraints, and some useful guidelines to achieve the desired...
[This chapter describes the need for design testability and design for testability (DFT) of SOC. It explains the methodology widely followed for SOC DFT and the automatic test pattern generation (ATPG) techniques. It covers the major challenges faced during SOC DFT. Advanced DFT techniques such...
[This chapter deals with SOC design verification, verification plans and strategies, and verification methodologies. It defines functional simulation, functional coverage, code coverage, and other important terms used in design verification. It also deals with FPGA validation and its role in SOC...
[This chapter deals with the SOC design as a re-convergent model and the physical design of the system on chip (SOC). The process of converting the SOC design netlist to the design layout file in GDS format is explained in this chapter. The chapter introduces different design file formats used...
[This chapter deals with the physical design verification and design signoff procedures of a SOC design. The topics covered in detail are all steps relevant to verification of SOC designs and signoff before taping out the designs for fabrication. It also deals with the design for...
[This chapter deals with trends in SOC package designs, packaging processes, types, architectures, criteria for the selection of packages, and their performance. It also discusses left shift design support needed for efficient packaging in SOC designs. It introduces the concept of 3D IC designs.]
Read and print from thousands of top scholarly journals.
Continue with Facebook
Log in with Microsoft
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Sign Up Log In
To subscribe to email alerts, please log in first, or sign up for a DeepDyve account if you don’t already have one.
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.