Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Practical Approach to VLSI System on Chip (SoC) DesignIntroduction

A Practical Approach to VLSI System on Chip (SoC) Design: Introduction [This chapter introduces VLSI technology; trends in terms of integrated circuit complexity, performance, power, and physical size; and the future direction. It also describes challenges posed by emerging trends on design methodology to make it work a first time success. It introduces the concept of a system on chip and how it differentiates with VLSI as a circuit on chip. The chapter also sets the basic design context in terms of resources, skill set required, and EDA environment for design of a system on chip (SOC) and lists the overall challenges in SOC design.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Practical Approach to VLSI System on Chip (SoC) DesignIntroduction

Loading next page...
 
/lp/springer-journals/a-practical-approach-to-vlsi-system-on-chip-soc-design-introduction-O6sNdtdbZB

References (0)

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
Springer International Publishing
Copyright
© Springer Nature Switzerland AG 2020
ISBN
978-3-030-23048-7
Pages
1 –10
DOI
10.1007/978-3-030-23049-4_1
Publisher site
See Chapter on Publisher Site

Abstract

[This chapter introduces VLSI technology; trends in terms of integrated circuit complexity, performance, power, and physical size; and the future direction. It also describes challenges posed by emerging trends on design methodology to make it work a first time success. It introduces the concept of a system on chip and how it differentiates with VLSI as a circuit on chip. The chapter also sets the basic design context in terms of resources, skill set required, and EDA environment for design of a system on chip (SOC) and lists the overall challenges in SOC design.]

Published: Sep 26, 2019

Keywords: VLSI; CMOS technology; SOC; IP cores; EDA tools; Design goals; Moore’s law; High K material; Die size

There are no references for this article.