A Practical Approach to VLSI System on Chip (SoC) DesignSOC Design for Testability (DFT)
A Practical Approach to VLSI System on Chip (SoC) Design: SOC Design for Testability (DFT)
Chakravarthi, Veena S.
2019-09-26 00:00:00
[This chapter describes requirement for testability, the design for testability (DFT) of SOC. It explains the methodology widely followed for SOC DFT and the automatic test pattern generation (ATPG) techniques. It covers the major challenges faced during SOC design in the context of DFT. This chapter introduces the concept of compression and need for test optimization to reduce ATE test times and its impact on economics of SOC.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/a-practical-approach-to-vlsi-system-on-chip-soc-design-soc-design-for-9N4kWRhht5
A Practical Approach to VLSI System on Chip (SoC) DesignSOC Design for Testability (DFT)
[This chapter describes requirement for testability, the design for testability (DFT) of SOC. It explains the methodology widely followed for SOC DFT and the automatic test pattern generation (ATPG) techniques. It covers the major challenges faced during SOC design in the context of DFT. This chapter introduces the concept of compression and need for test optimization to reduce ATE test times and its impact on economics of SOC.]
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.