A Practical Approach to VLSI System on Chip (SoC) DesignSOC Physical Design
A Practical Approach to VLSI System on Chip (SoC) Design: SOC Physical Design
Chakravarthi, Veena S.
2019-09-26 00:00:00
[This chapter deals with the SOC design as re-convergent model and physical design process of the system on chip (SOC). The complete physical design flow is explained in this chapter starting from floor plan to design tape-out. It defines the re-convergent model of the SOC design and introduces various design file formats which are written out in the physical design. The chapter also deals with the photolithography and pattern transfer from the design tape-out.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/a-practical-approach-to-vlsi-system-on-chip-soc-design-soc-physical-blv2pLnmZ1
A Practical Approach to VLSI System on Chip (SoC) DesignSOC Physical Design
[This chapter deals with the SOC design as re-convergent model and physical design process of the system on chip (SOC). The complete physical design flow is explained in this chapter starting from floor plan to design tape-out. It defines the re-convergent model of the SOC design and introduces various design file formats which are written out in the physical design. The chapter also deals with the photolithography and pattern transfer from the design tape-out.]
Published: Sep 26, 2019
Keywords: Re-convergence; Physical design; Place and route; CTS; GDS II; LEF; Layout; Clock route; Power route; Detail route; DRC; Floor plan; ECO
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.