Access the full text.
Sign up today, get DeepDyve free for 14 days.
[This chapter has two parts. Part 1 deals with the synthesis of SOC design. It details the strategies adopted for the synthesis of different constituent designs of SOC. It also deals with the selection of a technology library, design constraints, and some useful guidelines to achieve the desired PPA goals for design. Part 2 deals with the timing verification techniques, static timing analysis, design corners, challenges of on-chip variations, and a few tips to address those challenges.]
Published: Dec 14, 2022
Keywords: Static timing analysis; STA; Technology library; Standard cell; Macros; Memories; Constraints; SDC; LINT; Synthesis; Netlist; Lib file; SDF format; Timing violations; Slack
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.