A Practical Guide for Simulation and FPGA Implementation of Digital DesignFinite State Machines
A Practical Guide for Simulation and FPGA Implementation of Digital Design: Finite State Machines
Hajji, Bekkay; Mellit, Adel; Bouselham, Loubna
2022-03-22 00:00:00
[This chapter deals with the implementation of Finite State Machines (FSM) in VHDL for the modeling and design of sequential digital circuits. State machines can be classified into two types: Moore and Mealy. The state transition diagram is an efficient design tool that can be used to describe finite state machines represented as a set of transitions, which may or may not be labeled. The main design guidelines for FSM as well as the importance of multi-process FSM will be discussed in this chapter. Additionally, this chapter illustrates practical examples of FSMs such as the 4-bit BCD counter, sequence detector and parity checker that are useful in actual practice. Finally, test and validation of these practical examples have been done on the FPGA platform.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/a-practical-guide-for-simulation-and-fpga-implementation-of-digital-AT9ycavzvO
A Practical Guide for Simulation and FPGA Implementation of Digital DesignFinite State Machines
[This chapter deals with the implementation of Finite State Machines (FSM) in VHDL for the modeling and design of sequential digital circuits. State machines can be classified into two types: Moore and Mealy. The state transition diagram is an efficient design tool that can be used to describe finite state machines represented as a set of transitions, which may or may not be labeled. The main design guidelines for FSM as well as the importance of multi-process FSM will be discussed in this chapter. Additionally, this chapter illustrates practical examples of FSMs such as the 4-bit BCD counter, sequence detector and parity checker that are useful in actual practice. Finally, test and validation of these practical examples have been done on the FPGA platform.]
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.