A Primer on Compression in the Memory HierarchyIntroduction
A Primer on Compression in the Memory Hierarchy: Introduction
Sardashti, Somayeh; Arelakis, Angelos; Stenström, Per; Wood, David A.
2016-01-01 00:00:00
[The memory hierarchy of a computer is a critical system component, impacting the system’s overall performance, energy consumption, and cost. As processors have become faster, the memory hierarchy has become deeper (i.e., more levels) to help bridge the speed, energy, and bandwidth gaps between processors and relatively slower (and larger) main memories. Today’s processors are typically clocked at a few GHz, while a main-memory access may take many tens of nanoseconds. Since high-performance processors may execute many instructions per cycle, a single mainmemory access may consume the same time as a few hundred instructions. Similarly, accessing an off-chip memory location consumes one or more orders of magnitude greater energy than an access to an on-chip memory location. Finally, higher (i.e., smaller) levels of the memory hierarchy typically have significantly higher bandwidth than lower (i.e., larger) levels, resulting in a significant bandwidth gap.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/a-primer-on-compression-in-the-memory-hierarchy-introduction-Y0pCNJx4EO
A Primer on Compression in the Memory HierarchyIntroduction
[The memory hierarchy of a computer is a critical system component, impacting the system’s overall performance, energy consumption, and cost. As processors have become faster, the memory hierarchy has become deeper (i.e., more levels) to help bridge the speed, energy, and bandwidth gaps between processors and relatively slower (and larger) main memories. Today’s processors are typically clocked at a few GHz, while a main-memory access may take many tens of nanoseconds. Since high-performance processors may execute many instructions per cycle, a single mainmemory access may consume the same time as a few hundred instructions. Similarly, accessing an off-chip memory location consumes one or more orders of magnitude greater energy than an access to an on-chip memory location. Finally, higher (i.e., smaller) levels of the memory hierarchy typically have significantly higher bandwidth than lower (i.e., larger) levels, resulting in a significant bandwidth gap.]
Published: Jan 1, 2016
Recommended Articles
Loading...
There are no references for this article.
Share the Full Text of this Article with up to 5 Colleagues for FREE
Sign up for your 14-Day Free Trial Now!
Read and print from thousands of top scholarly journals.
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.