Access the full text.
Sign up today, get DeepDyve free for 14 days.
References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.
[This chapter discusses scheduling policies that exploit dynamic frequency and voltage scaling in processors. The strength of scaling frequency and voltage together is that it provides quadratic energy savings with only a linear performance cost, as explained in Section 2.1.3. Table 2.2 gives several examples of processor chips with voltage scaling capabilities. In current practice, these features are used in simple policies such as setting voltage and frequency based on whether the power source is AC or battery. However, the potential for fine-grained policies that exploit dynamic voltage scaling lies in using the slowdown to squeeze out processor idle cycles that might occur at the end of a task when it is run at the maximum processor speed, replacing those idle cycles with continuous processing at a lower speed and voltage level.]
Published: Jan 1, 2007
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.